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Throughput Optimization for Area-Constrained Links
With Crosstalk Avoidance Methods
Basel Halak and Alex Yakovlev
Abstract—The effect of crosstalk avoidance codes on the throughput of
fixed width communication channels is studied. Closed form expressions
of the throughput which incorporate the dimensions of the interconnects
and the wiring overheads incurred by such techniques are derived for lines
under different buffering conditions. These formulae are utilized to opti-
mize the bandwidth of constrained-area parallel buses under different la-
tency and power constraints. Our results are confirmed by the simulations
we have performed in Spectre for a UMC CMOS 90-nm technology.
Index Terms—Crosstalk, interconnect, performance.
I. INTRODUCTION
As VLSI technology progresses toward integration densities that will
allow for more than a billion active devices per chip, the cost of high-
speed wire networks will become excessive. The economic demands
to continue the exponential reduction in price per function will force
the use of area efficient wiring methodologies that will require a shift
from a low-density latency-centric global wire design to a high-density
throughput-centric wire design [1]–[3]. The interconnect performance
and power consumption in current deep sub-micrometer technologies
is greatly affected by crosstalk noise due to the decreasing wire sepa-
ration and increased wire aspect ratio [4]. This trend is anticipated to
worsen in the future. Techniques to avoid the crosstalk delay have been
proposed by many researchers [5]–[10]. These methods can generally
be implemented on the physical or data link layers of the design or on
both levels. Physical layer solutions include wire sizing optimization
and buffer insertion [2], [9]. The techniques implemented on the data
link layer consist of data encoding to avoid crosstalk [10]. Although
the use of crosstalk avoidance techniques improves the wire delay, it
incurs wiring overheads, which may reduce the link throughput.
This paper explores the design tradeoffs of global interconnect archi-
tectures. The key question that we try to answer is, given a fixed area in
which to distribute interconnect, what is the best arrangement of wires
to obtain the highest bandwidth and/or minimum energy dissipation?
Is it to use all the wires to send data at a low signalling frequency, or
to implement crosstalk avoidance techniques to operate at a higher sig-
nalling frequency but with less number of wires? What effects does
repeater insertion have?
Opportunities for achieving high throughput and energy efficient
links are revealed through the creation of new physical models for inter-
connect throughput. These new models incorporate the channel geom-
etry (wires dimensions) and the power and wiring overheads incurred
by crosstalk avoidance coding schemes (CACs).
To the best of our knowledge the effect of CACs on the throughput
has not been addressed before.
The organization of this paper is as follows: Section II summarizes
the derivation a closed-form analytical expression for communication
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throughput for fixed width links. In Section III we formulate three
optimization problems which are based on the design constraints of
the communication link, we have considered three types of buses:
throughput-centric, latency-constrained and power-constrained chan-
nels. Algorithmic and analytical solutions for these problems are
detailed in Sections IV–VI, respectively. Our results are verified using
spectre for a standard UMC 90-nm technology. Finally, conclusions
are drawn in Section VII.
II. BANDWIDTH MODEL DERIVATION
Throughput in this paper refers to the number of data bits per second
that is delivered over a physical link. It is the product of the number
of data carrying wires and the clock frequency. The latter depends on
the worst-case wire delay. The maximum frequency of the channel is
given as follows:
    

  
 (1)
 is a safety factor which depends on the application and on the vari-
ability of wire delays.  is chosen to be 1.5 in order to account for the
50% expected variability of wire parasitic in future technology as indi-
cated in [4].
 is the worst case wire delay, which is widely accepted to be the
50% propagation delay of signals.
For uniformly buffered resistance-capacitance (RC) lines, it can be
calculated as follows [2]:
         	    
      
           	   
       (2)
where 	 is the capacitive coupling factor, it is a function of the transition
activities and can have one the following values 1,2,3,4 for simul-
taneously switching signals [5].   and   are the input capacitance
and output resistance of the repeaters, 
 is the size and number of
the repeaters.  and  are wire resistance, ground and inter-wire
capacitances, respectively, they are functions of wire dimensions and
metal and dielectric properties. The explicit equations of these parasitic
elements are included in our previous publication [1].
For an -wire communication channel, the bandwidth (throughput)
can be calculated as follows:
         (3)
For communication links with a fixed width (cw) (see Fig. 1), the total
number of wires is a function of the wire width        and
spacing        . This can be written as follows:
  
  
 
(4)
where   is the minimum wire width in the considered technology,
wn and sn are multiples of  .
Crosstalk avoidance codes can be used to reduce the wire delay by
decreasing 	 to 3, 2, or 1. This, however, will decrease the number data
carrying wires, in which case the bandwidth is given as follows:
  
  
  
(5)
where  is the coding rate for the CAC under consideration. The
coding rate of CACs is a function of the total number of wire avail-
able in the channel  and its coupling factor. Using curve fitting
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Fig. 1. Cross section of global interconnect (     um,     um,
    um).
techniques   has already been derived in our previous work, The ac-
curacy of   formulae was shown to be more than 97% [1].
For linear CACs the coding rate on wide buses     is given as
follows:
          (6)
The coding rates of nonlinear CAC’s have a strong dependency on
the number of wires [6]. For the range of links  	
    
, the
coding rate is given as follows:
   	      	 (7)
III. PROBLEM FORMULATION
Consider a communication channel with a width denoted cw (see
Fig. 1). Let 		
 be the minimum width of the wires, wn the width
of wires and sn the spacing between adjacent wires. The rest of the
parameters, i.e., wire thickness, dielectric height are usually specified
by the technology, so they are not design parameters.
For this channel, there are several crosstalk avoidance methods that
can be employed to reduce its worst case crosstalk capacitance from
 
 to   
 to reduce bus delay, these desired properties come at the
expense of the number of data carrying wires, which may reduce the
link bandwidth [see (5)]. We consider three types of buses, namely the
following.
A. Throughput-Centric Buses
The throughput is the most crucial aspect of this type of communi-
cation link; this is the case for non-interactive or bulk traffic. All design
parameters (p, wn, sn) should in this case be optimized to maximize the
throughput.
B. Latency-Constrained Buses
A good example where low latency is necessary is at bottlenecks
such as a microprocessor to cache connections. It is well known that
high cache latency can dramatically reduce the amount of work that
can be usefully done by a processor. In such cases the dimensions of
the wires are predefined by delay requirements, we will investigate if
the throughput can be improved by optimizing the capacitive coupling
factor .
C. Power-Constrained Buses
At present low power design is of great interest driven mainly by the
need to extend battery life per unit weight in mobile application [7],
[8], [11].
Both performance and energy are critical in this case, which means
all design parameters (p, wn, sn) should be optimized to gain the max-
imum throughput for a given bit-transition-energy (BW/E).
TABLE I
ANALYTICAL SOLUTIONS FOR THROUGHPUT-CENTRIC OPTIMIZATIONS OF
FIXED WIDTH LINKS WITH NONLINEAR CACS
TABLE II
ANALYTICAL SOLUTIONS FOR THROUGHPUT-CENTRIC OPTIMIZATIONS OF
FIXED WIDTH LINKS WITH LINEAR CACS
TABLE III
OPTIMUM COUPLING FACTOR FOR A   	
 BUS WITH NONLINEAR CACS
       wire length    mm
Based on the above mentioned classification of buses, three
throughput-centric optimization problems can be formulated as
follows.
• Problem 1: For a fixed width channel, find the wire width (wn),
the wire spacing (sn) and the crosstalk avoidance method   that
achieve the maximum bandwidth (BW).
• Problem 2: For a fixed width channel with specified geometry
(i.e., 	  are given), find the crosstalk avoidance method  
which achieves the maximum bandwidth.
• Problem 3: For a fixed width channels find  	   that maximize
the bandwidth per bit transition energy (BW/E).
Analytical and algorithmic solutions are provided for these three prob-
lems in the following sections.
IV. THROUGHPUT-CENTRIC OPTIMIZATION FOR HIGH
PERFORMANCE INTERCONNECT
An exhaustive search algorithm was implemented to find the optimal
design parameters (wn, sn, p) that maximize the throughput for a link
with a width of  
   		
 and a wire length of 10 mm. We chose
metal 9 in 90-nm technology to be our medium of communication. The
optimization was performed on links under different buffering condi-
tions. The input capacitance    and output impedance   of the
minimum size repeater used in this work were estimated to be (39 fF)
and (400 ), respectively. For comparison reasons, the bandwidth of
the link with no optimization was calculated in each case. The results
are outlined in Tables I and II.
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TABLE IV
THROUGHPUT PER BIT-TRANSITION ENERGY FOR A FIXED WIDTH LINK WITH LINEAR CACS
The results in Table I show that the use of nonlinear crosstalk codes
can achieves significant improvement of the link throughput (up to 21%
in some cases). A combination of both coding and wire sizing is re-
quired sometimes to achieve the maximum bandwidth. An example of
such case is when        .
Note that the throughput gain obtained using these methods, is higher
for link with less number of buffers. This is due the fact that repeater
insertion reduces the impact of capacitive crosstalk on the overall delay
of a buffered line: The higher the number and/or size of the repeaters;
the more the delay sensitivity to repeater delay and the less the delay
sensitivity to wire delay, and to capacitive crosstalk [see (2)].
Although aggressive repeater insertion achieves high bandwidth, it
comes at a very high power and area prices, which makes coding a more
attractive solution.
Table II shows that linear crosstalk avoidance methods are not very
useful in the context of throughput optimization; wire sizing approach
achieve better results in this case. To verify the calculations, we run
simulations in spectre for a standard UMC 90-nm technology. The ac-
curacy of results in Tables I & II ranges between 80% and 90% com-
pared to the simulations. The bandwidth gain from the simulations
ranges between 6% to 25%.
V. THROUGHPUT-CENTRIC OPTIMIZATION FOR LOW
LATENCY INTERCONNECT
Closed form expressions of the optimum coupling for a given bus
geometry have been obtained by finding the roots of (8).


  (8)
For buses with nonlinear CACs the coupling factor at which the
bandwidth reaches a maximal point can be calculated using (9).
   	
  	  
 
   	  
 	  

  
 	  
    	 
 	 (9)
where Lambertw is the inverse function of     , where   is
the natural exponential function and  is any complex number.
For links with linear CACs, it has been found that the bandwidth
reaches a minimum point at the coupling factor given in (10)
  	 
 


 
 	 
  


 
 	
  

 
   



(10)
These formulae indicate that the optimum coupling factor which max-
imizes the throughput of a physical link depends on the interconnect
length, its structure (wire width, spacing, etc.) and on the strength (H)
and number (K) of the inserted buffers. In order to verify the accu-
racy of these formulae, we run simulations in spectre to measure the
delay for different wire geometries under all possible crosstalk cases
(see Table III).
It can be seen that our formula predicts the optimum solution with
good accuracy in most cases. The same experiment was performed on
buses with linear crosstalk codes. Simulations showed that the band-
width achieves its maximum at    and its minimum at    for
all the considered wire sizes. Equation (10) successfully predicted the
minimum point to be close to    .
VI. THROUGHPUT-CENTRIC OPTIMIZATION FOR LOW DYNAMIC
POWER INTERCONNECT
Energy efficient VLSI design is of great interest given the prolif-
eration of mobile computing devices. Designing low-power high per-
formance communication links is a challenging problem because it re-
quires us to explore the energy-performance curve. It is not enough
to reduce communication energy but to be able to achieve sufficient
bandwidth. Therefore, it is important to maximise the throughput per-
formance for a given bit-transition energy (BW/E) for such power-con-
strained applications. The average energy dissipation   consists of
two parts, the energy consumed on the links  	

, and the en-
ergy consumed in the coding/decoding circuitry  

. The former
depends on the transition activity on the bus and the latter on the com-
plexity of the codec. It can generally be stated that the more the delay
reduction (i.e., less ) a crosstalk avoidance coding method achieves,
the more complex its coding circuitry becomes, hence less energy ef-
ficiency. However, to the best of our knowledge, there is no formula
which relates energy dissipation of a certain code with the delay reduc-
tion it achieves. Therefore, In order to obtain the optimal design param-
eters (p, wn, sn) to optimize (BW/E), we needed to implement some
practical codes. We refer to each code as     code, where  is the
number of inputs of the encoder circuits,  the number of inputs of the
decoder circuits,  is the maximum coupling factor on the coded link.
We considered four representatives CACs that achieve different degrees
of delay reduction [6]: Forbidden Overlap Condition (FOC) code (5, 4,
3); Forbidden Transition Condition (FTC) code(4, 3, 2); Forbidden Pat-
tern Condition (FPC) (5, 4, 2)code and One Lambda Condition (OLC)
code (8,4,1). All the above codes are nonlinear, we also consider some
linear crosstalk avoidance methods, namely, half- shielding (HS) with
  , shielding (S) with    and duplication and shielding (D&S)
with   . A   ) width communication link was considered,
for which we studied several wire sizing options (see Tables IV and
V). The crosstalk avoidance codes described above were implemented
in each case. In order to do that, we had to construct the link from
sub-channels, the width of which depends on the code under consider-
ation. For example for an FOC (5, 4, 3), each sub-channel consists of
5 wires. While combining the sub-channels we made sure that there is
no forbidden pattern on the boundaries.
The average energy dissipation of the codecs has been estimated
form a synthesized gate-level netlists obtained using a 90-nm stan-
dard cell library. The link dynamic energy has been calculated for each
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TABLE V
THROUGHPUT PER-BIT TRANSITION ENERGY FOR A FIXED WIDTH LINK WITH NONLINEAR CROSSTALK AVOIDANCE CODES
coding method using the formula provided in [12]. It is noteworthy that
the average bus energy per bus transitions is a function of the statistical
distribution of the data, which depends on the application. Here we as-
sume that the data is spatially and temporally uncorrelated, with “0”
and “1” having the same probability. To assess the relevance of these
techniques for specific applications, the link energy has to be estimated
for the real data patterns. The wire delays were estimated in spectre in
the same manner described in Section V. The throughputs per bit-tran-
sition energy calculated are listed in Tables IV and V.
The results indicates that crosstalk avoidance codes can be very
useful for reducing the amount of energy needed to send data on
long on chip interconnect. A comparison between the results obtained
using linear and non linear CACs reveals that they have similar
performances; however linear methods have no coding overheads,
hence more practical. Although the use of repeater insertion method
improves (BW/E), it is a sub-optimal technique compared to coding.
Further, aggressive repeater insertion was found to degrade the energy
efficiency of the link. There are optimum size     and number
   of repeaters that maximize (BW/E), for example      
is equal to (5, 4) for the minimally sized-wire link with an FOC
technique. The optimum buffer insertion solution differs depending on
the crosstalk avoidance method; this can be observed in Tables IV and
V. A final remark is that achieving the maximum energy efficiency
for a required throughput can only be obtained through a combination
of design methods. For example the highest throughputs-per-bit
transition energy obtained in our experiment for nonlinear CACs by
using FTC method combined with wire sizing        and
repeater insertion        .
VII. CONCLUSION
Interconnects are rapidly becoming a bottleneck for the performance
and cost in high-speed VLSI circuits. This paper has explored the de-
sign tradeoffs of area-constrained links. New models of the throughput
have been derived which incorporate the interconnect structures (wire
width, thickness and spacing), its length and the wiring overheads in-
curred by crosstalk avoidance methods. These expressions were then
used to investigate the best combination of wire sizing solutions and
crosstalk avoidance techniques that yield the maximum throughput for
given metal and energy resources. For throughput-centric buses, the
nonlinear crosstalk avoidance codes were found to increase the band-
width. On the contrary, linear crosstalk avoidance methods seem to
have rather negative effect, this mainly is due to their low coding rates.
For latency-centric buses, it has been found that there is a clear op-
timum of the maximum capacitive coupling factor on the channel at
which the throughput is maximized; this optimum can be calculated
using the closed form expressions we derived. The significance of this
result comes from the fact that it indicates that crosstalk avoidance
methods may improve the link throughput in addition to its latency,
this depends on the interconnect physical structure and the number of
inserted buffers and their sizes. Our derived formulae of the optimum
coupling factor can be utilized by the designer as a quick tool to es-
tablish whether or not employing CACs help improve the bandwidth.
For power-constrained buses, the results show that a significant im-
provement in the energy efficiency of constrained area-links can be ob-
tained by employing crosstalk avoidance methods. However, in order
to achieve the maximum bandwidth-per bit energy transition, a com-
bination of physical layer solutions (e.g., wire sizing and repeater in-
sertion) and data link layer methods (e.g., crosstalk avoidance codes)
must be employed. The results we have presented in this article can
conveniently be used to optimize on-chip buses.
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